

U.S. Department of Commerce, Patent and Trademark Office						Atty Docket No.		Serial No.	
						M-12336 US		10/02/696	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Applicant(s)			
(Use several sheets if necessary)						Daniel C. Guterman et al.			
						Filing Date		Group	
						October 31, 2001		2812	
U.S. Patent Documents									
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate		
<i>JS</i>	AA	4,173,766	11/6/79	Hayes					
<i>JS</i>	AB	4,527,257	7/2/85	Cricchi					
<i>JS</i>	AC	4,622,656	11/11/86	Kamiya et al.					
<i>JS</i>	AD	4,870,470	9/26/89	Bass, Jr. et al.					
<i>JS</i>	AE	5,043,940	8/27/91	Harari					
<i>JS</i>	AF	5,070,032	12/3/91	Yuan et al.					
<i>JS</i>	AG	5,095,344	3/10/92	Harari					
<i>JS</i>	AH	5,168,334	12/1/92	Mitchell et al.					
<i>JS</i>	AI	5,172,338	12/15/92	Mehrotra et al.					
<i>JS</i>	AJ	5,313,421	5/17/94	Guterman et al.					
<i>JS</i>	AK	5,315,541	5/24/94	Harari et al.					
Foreign Patent Documents									
							Translation		
		Document	Date	Country	Class	Subclass	Yes	No	
<i>JS</i>	AL	EP 1 073 120 A2	1/31/01	Europe					
<i>JS</i>	AM	EP 1 091 418 A2	4/11/01	Europe					
<i>JS</i>	AN	EP 1 096 505 A1	5/2/01	Europe					
	AO								
	AP								
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)									
<i>JS</i>	AQ	Eitan et al., "NROM: A novel localized trapping, 2-bit nonvolatile memory cell," <u>IEEE Electron Device Letters</u> , vol. 21, no. 11, November 2000, pp. 543-5.							
<i>JS</i>	AR	Nozaki, "A 1-Mb EEPROM with a MONOS memory cell for a semi-conductor disk application," <u>IEEE Journal of Solid State Circuits</u> , vol. 26, no. 4, April 1991, p. 498.							
<i>JS</i>	AS	Chan et al., "A true single-transistor oxide-nitride-oxide EEPROM device," <u>IEEE Electron Device Letters</u> , vol. EDL-8, no. 3, March 1987, pp. 93-95.							
Examiner		<i>JS</i>							
		Date Considered		7/11/02					
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.									

U.S. Department of Commerce, Patent and Trademark Office						Atty Docket No.		Serial No.	
						M-12336 US		10/02/696	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Applicant(s)			
(Use several sheets if necessary)						Daniel C. Guterman et al.			
						Filing Date		Group	
						October 31, 2001		2812	
U.S. Patent Documents									
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate		
<i>[initials]</i>	AA	5,343,063	8/30/94	Yuan et al.					
<i>[initials]</i>	AB	5,426,605	6/20/95	Van Berkel et al.					
<i>[initials]</i>	AC	5,436,481	7/25/95	Egawa et al.					
<i>[initials]</i>	AD	B1 5,172,338	7/8/97	Mehrotra et al.					
<i>[initials]</i>	AE	5,661,053	8/26/97	Yuan					
<i>[initials]</i>	AF	5,712,180	1/27/98	Guterman et al.					
<i>[initials]</i>	AG	5,768,192	6/16/98	Eitan					
<i>[initials]</i>	AH	5,851,881	12/22/98	Lin et al.					
<i>[initials]</i>	AI	6,011,725	1/4/00	Eitan					
<i>[initials]</i>	AJ	6,030,871	2/29/00	Eitan					
<i>[initials]</i>	AK	6,091,633	7/18/00	Cernea et al.					
Foreign Patent Documents									
							Translation		
		Document	Date	Country	Class	Subclass	Yes	No	
	AL								
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)									
<i>[initials]</i>	AM	Eitan et al., "Hot-Electron Injection into the Oxide in n-channel MOS Devices," <u>IEEE Transactions on Electron Devices</u> , vol. Ed-28, no. 3, March 1981, pp. 328-340.							
<i>[initials]</i>	AN	D. Frohman-Bentchkowsky, <u>Applied Physics Letters</u> , Vol. 18, 1971, page. 332.							
<i>[initials]</i>	AO	D. Frohman-Bentchkowsky, "FAMOS - A new semiconductor charge storage device," <u>Solid-State Electron.</u> , 1974, vol. 17. P. 517							
<i>[initials]</i>	AP	Eitan et al., "Multilevel flash cells and their trade-offs," <u>IEDM Tech. Dig.</u> , 1996, pp. 169-172.							
<i>[initials]</i>	AQ	I. Fujiwara et al., "0.13 um MONOS single transistor memory cell with separated source lines," <u>IDEM Tech. Dig.</u> , 1998, pp. 995-998.							
Examiner <i>[signature]</i>		Date Considered <i>2/15/02</i>							
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609: Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.									

U.S. Department of Commerce, Patent and Trademark Office						Atty Docket No.		Serial No.	
						M-12336 US		10/02/696	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Applicant(s)			
(Use several sheets if necessary)						Daniel C. Guterman et al.			
						Filing Date		Group	
						October 31, 2001		2812	
U.S. Patent Documents									
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate		
HA	AA	6,103,573	8/15/00	Harari et al.					
HB	AB	6,104,072	8/15/00	Hirota	727	400			
HC	AC	6,137,718	10/24/00	Reisinger					
HD	AD	6,151,248	11/21/00	Harari et al.					
HE	AE	US 6,201,282 B1	3/13/01	Eitan					
HF	AF	US 6,215,148 B1	4/10/01	Eitan					
HG	AG	US 6,222,762 B1	4/24/01	Guterman et al.					
HH	AH	US 6,248,633 B1	6/19/01	Ogura, et al.					
HI	AI								
Foreign Patent Documents									
							Translation		
		Document	Date	Country	Class	Subclass	Yes	No	
	AJ								
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)									
	AK	K. T. Chang et al., "A new SONOS memory using source-side injection for programming," <u>IEEE Electron Device Lett.</u> , vol. 19, 1998, pp. 253-255.							
	AL	P. J. Krick, "Three-state MNOS FET memory array," <u>IBM Technical Disclosure Bulletin</u> , vol. 18, no. 12, May 1976, pp. 1492-1493.							
	AM	Takashi HORI et al., "A MOSFET with Si-implanted Gate-SiO ₂ Insulator for Nonvolatile Memory Applications," <u>IEEE</u> , 0-7803-0817-4/92, pp. 17.7.1-17.7.4.							
	AN	D. J. DiMaria et al., "Electrically-alterable read-only-memory using Si-rich SiO ₂ injectors and a floating polycrystalline silicon storage layer," <u>J. Appl. Phys.</u> , 52(7), July 1981, pp. 4825-4842.							
	AO	"Basic Programming Mechanisms," <u>Nonvolatile Semiconductor Memory Technology - A Comprehensive Guide to Understanding and Using NVSM Devices</u> , IEEE Press series on microelectronic systems, 1998, pp. 9-25.							
	AP	Kamiya, M., et al., "EPROM Cell With High Gate Injection Efficiency," <u>International Electronic Devices Meeting of IEEE</u> , San Francisco, California, (Dec. 13-15, 1982) pps. 741-744							
Examiner		Date Considered		7/15/02					
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.									